Superharmonic injection locking is investigated in a new theoretical approach. Low power frequency dividers are designed using injection locked oscillators with cascode transistors. The Rockwell 0 . 5 p m CMOS process is used to design a 3mW injection locked frequency divider in the 1800MHx frequency range. A 200MHz maximum locking range is achieved in simulations. 2,5323302 TOSHIBA NPN transistors are also used t o build a 1.75mW injection locked frequency divider in the 8 0 0 M H z frequency range to verify the theory.
Introduction
Forced oscillations in nonlinear oscillators were first analyzed by van der Pol [3] in a purely theoretical investigation. Adler [l] took an engineering approach and introduced the locking range figure of merit for an oscillator locked to the fundamental frequency of an incident signal.
Others ( [2] , [4] ) followed Adler's work and showed how an oscillator can be locked t o a harmonic of an incident signal in what is conventionally called subharmonic locking.
In this work we show how an oscillator can be locked to an incident signal whose fundamental frequency equals a harmonic of the oscillator frequency in superharmonic locking, so that the oscillation frequency is an integer fraction of the fundamental frequency of the incident signal. We present a new method to calculate the locking range of an injection locked oscillator both for sub-and superharmonic locking. We also present a novel oscillator which is locked to half of the incident signal frequency.
Injection Locking
An LC oscillator can be modeled as a non-linear system f(z), followed by a frequency selective system (e.g., RLC tank), N ( w ) , in a positive feedback loop. The nonlinear system includes all nonlinear elements plus any nonlinear amplitude limiting mechanism. The same model can be used for an injection locked oscillator with an external input (i.e., incident signal) as shown in fig. 1 . To investigate the locking phenomenon in an injection locked oscillator, define the input, output, intermediate signal, and H(w) as:
where, vi@) is the incident signal, vo(t) is nal, q5 is the phase difference between the (4) the output sigtwo signals, w, and Q are the resonant frequency and quality factor of the RLC tank respectively. The output of the nonlinear element, u ( t ) , may have all the harmonics and intermodulation terms of vi@) and vo(t), and can be written as: (10) Using a complex exponential to replace sines and cosines the output signal can be written as:
IV. Simulations
The real and imaginary parts of (12) can be separated as:
Equations (13) and (14) are the fundamental equations for a superharmonic injection locked oscillator. The simultaneous solution of these two equations yields V, and 4.
Equation (14) can be rearranged as:
where AWA is Adler's [l] locking range figure of merit. For the special case of s = 2 , (i.e., divide by two), and a third order nonlinearity (i.e., f(x) = a0 + a 1 5 + a2x2 + a 3 x 3 ) , (13) and (14) can be solved analytically. The solution can be summarized as:
A Colpitts oscillator is used as an injection locked frequency divider (divide by two). Fig. 2 shows the schematic of this divider. The incident signal is injected to the gate of transistor MI. A cascode is used for several reasons.
First, the input and output are isolated, reducing output distortion by the incident signal. This helps to increase the locking range, as discussed previously. Secondly, the cascode has a higher output impedance than a single transistor, reducing the degradation of tank Q. Finally, M2 can be sized t o be much smaller than M1, to reduce the junction capacitances at the output node. A bigger inductor can therefore be used for a given resonant frequency, increasing the effective parallel impedance of the RLC tank for a given tank Q. As a result a smaller current source can be used t o bias the oscillator and still satisfy the oscillation condition. Using small sizes for M1 and M2 also reduces the current loss in the junction capacitors at the drain and source of M1 and M2 respectively.
The Rockwell 0.5pm CMOS process is used to design an injection locked divider for a DCS1800 radio system. The oscillator consumes 3mW of power and it is biased with a 2.5V supply and a 1.2mA current source. The inductors have a Q of 6 at the resonant frequency. An additional capacitor (Ctune) is added to switch from RX band to TX band.
A . Simulation results
As (17) suggests, the locking range e, can be increased by increasing the incident signal amplitude. The locking range can be increased until the term under the square root in (18) is non-negative. This means that the locking range can be increased as long as the oscillation condition, (i.e., loop gain of unity), can be satisfied.
It is important to remember that (13) and (14) are derived with the assumption that all the unwanted frequencies of u ( t ) are filtered out by the RLC tank. So, one should design the oscillator to minimize any distortion caused by the incident signal to maximize the locking range.
One other observation is that the locking range depends on the amplitude of the incident signal. So, by injecting the incident signal to a high impedance node and resonating the injection node, one can reduce the required incident power significantly. As a result, MOS transistors are a good choice for injection llocked oscillators with the incident signal injected to the gate of the MOS transistor.
The RX band divider has a free running oscillation at 920MH.z with an amplitude of 181mV into a capacitive load. The TX band divider oscillates at 875MHz with 141mV of amplitude when there is no incident signal. The incident signal amplitude is swept between 50mV and 500mV (-26dBV, -6dBV) and the locking range and output amplitude are measured. Fig. 3 shows the output amplitude of the TX band divider as a function of the incident signal frequency. The output amplitude is almost symmetric around the center frequency (f = 1750MHt). As the incident signal amplitude increases, the maximum output amplitude also increases, until it reaches a maximum set by the effective parallel impedance of the RLC tank and the bias current. Here, this maximum occurs when V i is around 200mV. As the incident signal amplitude is raised beyond this level the output amplitude actually decreases. For the case of a third order nonlinear system, (18) also predicts the same output amplitude dependence on the incident signal amplitude. At large incident signal amplitudes the curves in fig. 3 are shifted to a slightly higher frequency range, because of the shift in the DC bias conditions due to the presence of a large incident signal. The DC voltage at the source of M1 increases as the incident signal amplitude increases. consequently the source junction capacitance of M1 and also the junction capacitance of the biasing current source become smaller. As a result, the total capacitance at the source of M1, and consequently the total capacitance seen at the output node, diminishes and the LC resonant frequency moves to a higher frequency.
The same simulation is repeated for the RX band divider and the results are shown in fig. 4 . The same type of behavior is seen here too. However, the curve shift at large incident signals is greater than for the TX band divider, mainly because of the larger oscillation amplitudes in the RX band divider. This larger amplitude is due to the larger inductor Q at higher resonant frequencies, which leads t o an effective larger parallel impedance of the tank. Fig. 5 and 6 show the frequency range over which each divider can be injection locked or can function as a frequency divider for a given incident signal amplitude. As the incident signal amplitude increases, the locking range increases initially and then starts decreasing. The difference between high and low frequencies, the locking range, is plotted as a function of incident signal amplitude in fig. 7 . For small incident signals the locking range is a linear function of the incident signal amplitude on a log scale. It is also important to note that the maximum achieved locking range for both TX and RX band divider is more than 2.5 times larger than the required range ( 7 5 M H z in each band). Thus can easily accommodate component tolerances and still tune the circuit over the required frequency range.
V. Experimental measurement 2SC3302 TOSHIBA N P N transistors are used to build a discrete injection locked frequency divider at 800MHz. The same structure shown in fig. 2 with N P N transistors replacing the MOS transistors is used for the divider and striplines are used as inductors. The divider is biased with a 2.5V supply and the bias current is 0.7mA. Fig. 8 shows the frequency range over which the oscillator can be used as a frequency divider for different incident signal amplitudes. The experimental measurements verify the theoretical and simulation predictions of the previous sections. Fig. 9a shows the phase noise measurements for the free running oscillator, HP8648C signal generator (used as the incident signal), and the locked oscillator for different incident frequencies when in the amplitude of the incident signal is -17dBV. The difference between the input and output phase noise is shown in fig. 9b . For small offset frequencies the output has a 6dB better phase noise than the incident signal as expected. However, at higher offset frequencies where the injection locked divider does not follow the incident signal the noise of the divider increases the output phase noise. The output noise floor is also higher than the incident signal noise floor and it increases as the incident signal frequency approaches the edge of the locking range.
VI. Conclusion
A new method is reported to calculate the locking range for sub-and super-harmonic injection locked oscillators. A superharmonic injection locking technique is used to design low power frequency dividers in the 1800MHz fre- quency range. It is shown that cascode transistors can be used to design low power oscillators and also to enhance the locking range of injection locked frequency dividers. Using injection locking with cascode transistors, a maximum of 200MHz locking range (more than 10% of the center frequency) is achieved in a 3 m W frequency divider at 1800MHz. It is important to note that unlike conventional frequency dividers, the consumption power in an injection locked divider does not proportionally increase with frequency. At higher frequencies, higher Q inductors are available. So as long as the locking range does not limit us, it is possible t o design oscillators with the same or even lower bias currents as for lower frequency oscillators. We believe that injection locked frequency dividers are a good alternative for digital CMOS frequency dividers, especially for low power and high frequency wireless systems. 
